A Survey of Software Radios: Reconfigurable Platforms, Development Tools, and Future Directions

Hassan Nasser, Abdelrazak Badawieh, Abdulkarim Assalem

Damascus University, http://damascusuniversity.edu.sy/
Damascus, Syrian Arab Republic
Al-Baath University, http://albaath-univ.edu.sy/
Homs - p. 77, Syrian Arab Republic

E-mail: hsnsy.aa@gmail.com, Gbadawil@gmail.com, assalem1@gmail.com

Received March 11, 2020; peer reviewed March 20, 2020; accepted March 27, 2020

Abstract. Software-Defined Radio (SDR) approaches for rapid prototyping of radio systems using reconfigurable hardware platforms offer significant advantages over traditional analog and hardware-centered methods. In particular, time and cost savings can be achieved by reusing tested design artefacts; this translates to supporting various features and functionalities, such as updating and upgrading through reprogramming, without the need to replace the hardware on which they are implemented. This opens the doors to the possibility of realizing multi-band and multi-functional wireless devices. Progress in the SDR field has led to the escalation of protocol development and a wide spectrum of applications, with more emphasis on programmability, flexibility, portability, and energy efficiency, in Mobile technology, Wi-Fi, and M2M communication. Consequently, SDR has earned a lot of attention and great significance to both academia and industry. SDR designers intend to simplify the realization of communication protocols while enabling researchers to experiment with prototypes on deployed networks. This Research is a survey of the state-of-the-art SDR platforms and development tools in the context of wireless communication which presented an overview of SDR architecture and its basic components; and discussed the significant design trends and development tools. In addition, we reviewed available SDR platforms with an analytical comparison based on a set of metrics as a guide to developers. Finally, we offered some predictable future directions for SDR Researches.

Keywords: Software Defined Radio, Reconfigurability, FPGAs, Platforms, System on Chip, Radio Communications

PACS: 01.20.+x


1. Introduction (207)
2. Research Methodology and Goals (208)
3. Principles and Architecture (208)
4. Design Mythologies & Platforms (210)
   4.1. Field Programmable Gate Array-based (210)
   4.2. Digital Signal Processor-based (211)
   4.3. General Purpose Processor-based (211)
   4.4. Graphics Processing Unit-based (211)
   4.5. Hybrid Design (Co-design) (211)
   4.6. SDR Reference guide (212)
5. Development Tools (213)
   5.1. High Level Synthesis (213)
   5.2. Tools (214)
   5.3. Case Study: (Hardware-Software Co-Design Workflow for System on Chip Platforms) (214)
6. Future Directions & Conclusions (215)

References (216)
are adapting quickly in order to accommodate different user needs and hardware specifications. This has called for a transceiver design with the ability to handle several protocols, including the existing ones and those being developed. In order to accomplish this task, one needs to realize the protocols need for a flexible, reconfigurable, and programmable framework.

THE National Aeronautics and Space Administration (NASA) is developing an on-orbit, adaptable, Software Defined Radio (SDR)/Space Telecommunications Radio System (STRS)-based testbed facility to conduct a suite of experiments to advance technologies, reduce risk, and enable future mission capabilities on the International Space Station (ISS). The Space Communications and Navigation (SCaN) Testbed Project will provide NASA, industry, other Government agencies, and academic partners the opportunity to develop and field communications, navigation, and networking technologies in the laboratory and space environment based on reconfigurable, SDR platforms and the STRS Architecture. Led by the NASA Glenn Research Center (GRC), the SCaN Testbed was developed to move SDR space technology forward, as the advancements of Appendix Table 2 indicate. The project was previously known as the Communications, Navigation, and Networking reconfigurable Testbed (CoNNeCT) [5].

Global Industry Analysts highlights some of the market trends for SDR as follows [4]: (a) increasing interest from the military sector in building communication systems and large-scale deployment in developing countries, (b) growing demand for public safety and disaster preparedness applications, and (c) building virtualized base stations (BSs). SDRs are also ideal for developing future space communications [6], Global Navigation Satellite System (GNSS) sensors [7], Vehicle-to-Vehicle (V2V) communication [8, 9], and Internet of Things applications [10, 11], where relatively small and low-power SDRs can be utilized.

SDRs are implemented through employing various types of hardware platforms, such as General Purpose Processors (GPPs), Graphics Processing Units (GPUs), Digital Signal Processors (DSPs), and Field Programmable Gate Arrays (FPGAs). Each of these platforms is associated with their own set of challenges. Some of these challenges are: (a) Utilizing the computational power of the selected hardware platform, (b) keeping the power consumption at a minimum, ease of design process, (c) Cost of tools and equipment. The research community and industry have both developed SDRs that are based on the aforementioned hardware platforms.

2. RESEARCH METHODOLOGY AND GOALS
In this Research, we first introduced some principles and criteria that wireless communications based on. Then we presented an overview of SDR architecture as well as the analog and digital divides of the system and interconnection of components. Furthermore, we reviewed the SDR platforms developed by both industry and academia, and provided an analytical comparison of hardware platforms as a guide for design decision making. Moreover, we discuss the use of respective development tools and present a summary to help explain their functionalities and the platforms they support.

This Research is organized as follows: Section 3 provides a description of SDR architecture. Section 4 Design Mythologies & Platforms and comparison of the commercially and academically developed SDR platforms. Section 5 we review the common development tools that are typically used in the process of SDR design and implementation for different design approaches. Finally, we offered some predictable future directions for SDR researches, and concluded the paper in Section 6.

3. PRINCIPLES AND ARCHITECTURE
First, we will overview some basic principles:
• Table 1 shows the Electromagnetic Spectrum Based on the International Telecommunications Union (ITU) [12]:
• The term Radio Spectrum Policy generally refers to "electromagnetic frequencies between 9 KHz and 3000 GHz with wavelengths between one millimeter and thousands of kilometers".
• In conventional Radio: Radio Components are implemented as analog parts or static silicon, while in Software Radio reconfigurable parts are used instead; and make the components generic so they could be used to implement several types of Radios. Figure 1 shows this idea:
• The Institute of Electrical and Electronic Engineers (IEEE) P1900.1 Working Group [13] has created the following definition for the
Software-Defined Radio (SDR): "A Radio in which some or all of the physical layer functions are software defined".

As shown in Figure 2, at a high level, a typical SDR transceiver consists of the following components: Signal Processing, Digital Front End, Analog RF Front End, and an antenna.

1. Antenna: SDR platforms usually employ several antennas to cover a wide range of frequency bands [15]. Antennas are generally referred to as "intelligent or smart" due to their ability to select a frequency band and adapt with mobile tracking or interference cancellation [14]. In the case of SDRs, an antenna needs to meet a certain list of requirements such as self-adaptation (flexibility to tuning to several bands), self-alignment (beamforming capability), and self-healing (interference rejection) [16].

2. RF Front End: This is a RF circuitry that its

---

**Table 1**

<table>
<thead>
<tr>
<th>X-rays</th>
<th>Ultraviolet</th>
<th>Visible (optical)</th>
<th>Microwaves</th>
<th>Radio spectrum (ITU)</th>
<th>Wavelength types</th>
</tr>
</thead>
<tbody>
<tr>
<td>• soft X-ray</td>
<td>• Extreme ultraviolet</td>
<td>• Violet</td>
<td>• W band</td>
<td>THF 300 GHz/1 mm</td>
<td>Microwave</td>
</tr>
<tr>
<td>• hard X-ray</td>
<td>• Vacuum ultraviolet</td>
<td>• Blue</td>
<td>• V band</td>
<td>3 THz/0.1 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Lyman-alpha</td>
<td>• Cyan</td>
<td>• Q band</td>
<td>30 GHz/10 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• FUV</td>
<td>• Green</td>
<td>• Ka band</td>
<td>300 GHz/1 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• MUV</td>
<td>• Yellow</td>
<td>• K band</td>
<td>3 GHz/100 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• NUV</td>
<td>• Orange</td>
<td>• X band</td>
<td>30 GHz/10 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• UVC</td>
<td>• Red</td>
<td>• C band</td>
<td>3 GHz/100 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• UVB</td>
<td></td>
<td>• S band</td>
<td>30 MHz/10 m</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• UVA</td>
<td></td>
<td>• L band</td>
<td>30 MHz/10 m</td>
<td></td>
</tr>
</tbody>
</table>

---

**Fig. 1.** Hardware Radio vs Software Radio.

**Fig. 2.** SDR transceiver architecture.
main function is to transmit and receive the signal at various operating frequencies. Its other function is to change the signal to/from the Intermediate Frequency (IF). The process of operation is divided into two, depending on the direction of the signal (Tx or Rx mode):

- In the transmission path, the Digital-to-Analog Converter (DAC), which in turn feeds the RF Front-End, converts digital samples into an analog signal. This analog signal is mixed with a preset RF frequency, modulated, and then transmitted.

- In the receiving path, the antenna captures the RF signal. The antenna input is connected to the RF Front End using a matching circuitry to guarantee an optimum signal power transfer. It then passes through a Low Noise Amplifier (LNA), which resides in a close proximity to the antenna, to amplify weak signals and minimize the noise level. This amplified signal, with a signal from the Local Oscillator (LO), are fed into the mixer in order to down convert it to the IF [17].

3. Analog-to-Digital and Digital-to-Analog Conversion: The DAC, as mentioned in the previous section, is responsible for producing the analog signal to be transmitted from the digital samples. On the receiver side, the ADC resides, and is an essential component in radio receivers. The ADC is responsible for converting continuous-time signal to a discrete-time, binary-coded signals. ADC performance can be described by various parameters [18] including: (1) Signal-to-Noise Ratio (SNR): the ratio of signal power to noise power in the output, (2) resolution: number of bits per sample, (3) Spurious-free Dynamic Range (SFDR): the strength ratio of the carrier signal to the next strongest noise component or spur, and (4) power dissipation. Advances in SDR development have provided momentum for ADC performance improvements. For example, since ADC’s power consumption affects the lifetime of battery-powered SDRs, more energy efficient ADCs have been developed [20].

4. Digital Front End: The Digital Front End has two main functions [19]:

- Sample Rate Conversion (SRC), which is a functionality to convert the sampling from one rate to another. This is necessary since the two communication parties must be synchronize.

- Channelization, which includes up/down conversion in the transmitter and receiver side, respectively. It also includes channel filtering, where channels that are divide by frequency are extracted. include interpolation and low-pass filters.

In a SDR transceiver, the following tasks are executed in the digital front end:

- In the transmitting side, the Digital Up Converter (DUC) translates the aforementioned baseband signal to IF. The DAC that is connected to the DUC then converts the digital IF samples into an analog IF signal. Afterwards, the RF up-converter converts the analog IF signal to RF frequencies.

- In the receiving side, the ADC converts the IF signal into digital samples. These samples are subsequently fed into the next block, which is the Digital Down Converter (DDC). The DDC includes a digital mixer and a numerically controlled oscillator. DDC extracts the baseband digital signal from ADC, and after being processed by the Digital Front End, this digital baseband signal is forwarded to a high-speed digital signal-processing block [21].

5. Signal Processing: The signal-processing block is referred to as the baseband processing block. When discussing SDRs, the baseband block is at the heart of the discussion, because it makes up the corpus of the digital domain of the implementation. This implementation runs on top of a hardware circuitry that is capable of processing signals efficiently as ASICs, FPGAs, DSPs, GPPs, and GPUs.

4. DESIGN MYTHOLOGIES & PLATFORMS

4.1. Field Programmable Gate Array-based:  
1. Zu7/5/4 Zynq UltraScale+ MPSoC development kit.
2. Arria 10 SoC/FPGA FMC+ Development platform.

5. Airblue [35]: It is a method to implement radios on FPGA to achieve configurability by using an HDL language called Bluespec, through which all hardware blocks of a radio transceiver are written. In Bluespec, a developer describes the execution semantics of the design through Term Rewriting
Systems (TRS). TRS is a computational paradigm based on the repeated application of simplification rules [22]. The next step is compiling the TRS into RTL codes. TRS has the capability of generating efficient hardware designs. The main difference between a Verilog interface and a Bluespec interface is that the former is merely a collection of wires with no semantic meaning, while the latter includes handshake signals for blocks communication. Therefore, Bluespec facilitates latency insensitive designs, which are essential to system construction via modular composition. Using Airblue, developers may find the need to modify the building blocks, or modules, to add new features, make algorithmic modifications, and tune the performance to meet throughput or timing requirements, or make FPGA-specific optimizations.

4.2. DIGITAL SIGNAL PROCESSOR-BASED

1. Imagine Processor-based SDR: One of the earliest SDR solutions that is fully based on a DSP developed at Stanford University in 2001 [23]. The Stanford Imagine project aimed at providing a signal and image processor that was C programmable and was able to match the high performance and density of an ASIC. It is based on stream processing [24], which is similar to dataflow programming in exploiting data parallelism and is suitable for signal processing applications. This work paved the way to the development of GPUs.

2. University of Michigan’s Software On-Demand Architecture (SODA): A high performance SDR platform based on multi-core DSPs with one ARM Cortex-M3 processor for control purposes and multiple processing elements for DSP operations. Using four processing elements can meet the computational requirements of 802.11a and W-CDMA.

3. ARM Ardbeg: A commercial prototype based on SODA architecture. The main enhancements of Ardbeg compared to SODA are optimized SIMD design, Very Long Instruction Word (VLIW) support, and a few special ASIC accelerators, which are dedicated to certain algorithms such as Turbo Encoder/Decoder, Floating Point and Arithmetic Operations.

4. Atomix [34]: It is a declarative language describe the software in blocks, named atoms. We can implement any operation (signal processing or system handling) by an atom. Atoms can be used for realizing blocks, flow graphs, and states in wireless stacks. In addition, simple control flow makes atoms composability. It is important to note that an Atomix signal processing block implements a fixed algorithmic function, operates on fixed data lengths, is associated with a specific processor type, and uses only the memory buffers passed to it during invocation. The blocks will run fixed sets of instructions executing uninterrupted on fixed resources using fixed memories. This results in having fixed execution times. Atoms can also be composed to build larger atoms. Using Atomix, radio software can be built entirely out of atoms and is easily modifiable. Atomix based radio also meets throughput and latency requirements. The want of Atomix is that it is intended only for synthesis on a variety of DSPs, but not for GPPs, GPUs, or FPGAs.

5. BeagleBoard-X15: A cooperative project between Texas Instruments [25], Digi-Key [26], and Newark element14 [27], BeagleBoard is an open-source SoC computer [28]. It features TI Sitara AM5728 [29], which includes two C66x DSPs, two ARM Cortex-A15, two ARM M4 cores [30], and two PowerVR SGX544 GPUs [31]. With its relatively low price, the DSPs along with the co-processors make a powerful platform for implementing standalone SDRs.

4.3. GENERAL PURPOSE PROCESSOR-BASED:

1. Universal Software Radio Peripheral N-Series [32].

2. Ziria: A programming platform uses a domain specific language (DSL) Called Ziria.

3. Sora: A fully programmable software radio platform on PC architecture [33].

4. Lime Microsystems SDR: (Field Programmable RF transceiver (FPRF) technology).

5. Kansas University Agile Radio (KUAR): A Flexible Software-Defined Radio Development Platform. In addition, a Project for an M2M application platform that provides a Java/OSGi-based container for application running in service gateways. KURA covers I/O access, data service, watchdog service, network configuration and remote [64].

4.4. GRAPHICS PROCESSING UNIT-BASED:

1. OFDM for Wi-Fi Uplink SDR.

2. WiMAX SDR.

3. Signal Detection SDR.

4.5. HYBRID DESIGN (CO-DESIGN):
### 4.6. SDR Reference Guide

Table 2 compares a list of available software-defined radio indicated above and others more in an effort to provide a reference guide for developers according to some standards:

<table>
<thead>
<tr>
<th>SDR-Name</th>
<th>Frequency</th>
<th>Bandwidth</th>
<th>ADC (Bit)</th>
<th>DAC (Bit)</th>
<th>Sample rate</th>
<th>Interface</th>
<th>FPGA</th>
<th>Price US$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Apache Labs ANAN-8000DLE [37]</td>
<td>9 kHz - 61.44 MHz</td>
<td>x</td>
<td>16</td>
<td>16</td>
<td>x</td>
<td>Gigabit Ethernet</td>
<td>Altera Cyclone IV</td>
<td>4,395</td>
</tr>
<tr>
<td>AD-FMCOMMS-EBZ [38]</td>
<td>70 MHz – 6 GHz</td>
<td>54 MHz</td>
<td>12</td>
<td>12</td>
<td>61.44 MSPS</td>
<td>Xilinx Spartan-6</td>
<td>1,125</td>
<td></td>
</tr>
<tr>
<td>ADALM-PLUTO [39]</td>
<td>325 MHz – 3.8 GHz</td>
<td>20 MHz</td>
<td>12</td>
<td>12</td>
<td>61.44 MSPS</td>
<td>USB 2.0, Ethernet</td>
<td>148</td>
<td></td>
</tr>
<tr>
<td>AFEDRI SDR [40]</td>
<td>30 kHz – 35 MHz, 35 MHz – 170 MHz</td>
<td>2.3MHz</td>
<td>12</td>
<td>x</td>
<td>80 MSPS</td>
<td>USB 2.0, 10/100 Ethernet</td>
<td>249</td>
<td></td>
</tr>
<tr>
<td>Aaronia SPECTRAN V6 [41]</td>
<td>20 MHz – 6 GHz</td>
<td>Up to 480 MHz</td>
<td>16</td>
<td>16</td>
<td>2 GSPS</td>
<td>Embedded or True IQ data via 2 x USB 3.2 Gen1, 1 x USB 3.1 Gen2</td>
<td>XC7A200T-2 (930 GMACs)</td>
<td>3,400</td>
</tr>
<tr>
<td>Airspy R2 [42]</td>
<td>24 – 1700 MHz</td>
<td>10 MHz</td>
<td>12</td>
<td>N/A</td>
<td>10 MSPS ADC sampling, up to 80 MSPS for custom applications</td>
<td>USB</td>
<td>None</td>
<td>170</td>
</tr>
<tr>
<td>AirspyH+ [43]</td>
<td>9 kHz -31 MHz (60 -260) MHz</td>
<td>660 kHz</td>
<td>18</td>
<td>N/A</td>
<td>36 MSPS</td>
<td>USB</td>
<td>199</td>
<td></td>
</tr>
<tr>
<td>AOR AR-2300 [44]</td>
<td>40 kHz – 3.15 GHz</td>
<td>x</td>
<td>N/A</td>
<td>65 MSPS</td>
<td>Embedded system (no computer needed), USB</td>
<td>3,299</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR-2300 [45]</td>
<td>300 MHz – 3.8 GHz</td>
<td>x</td>
<td>X</td>
<td>&lt;40 MHz (Programmable)</td>
<td>USB 3.0 SuperSpeed</td>
<td>1,500</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bitphark Express RX [46]</td>
<td>300 MHz – 4 GHz</td>
<td>x</td>
<td>105 MSPS (RX only)</td>
<td>PCIe</td>
<td>4,300</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bladeRF 2.0 micro [47]</td>
<td>47 MHz – 6 GHz</td>
<td>56 MHz</td>
<td>12</td>
<td>12</td>
<td>61.44 MSPS</td>
<td>USB 3.0 SuperSpeed</td>
<td>Altera Cyclone V</td>
<td>480</td>
</tr>
<tr>
<td>Cobrit DDC [48]</td>
<td>10 kHz – 62.5 MHz</td>
<td>38 – 312 kHz</td>
<td>14</td>
<td>N/A</td>
<td>125 MSPS</td>
<td>10/100 Ethernet</td>
<td>650</td>
<td></td>
</tr>
<tr>
<td>COM-3011 [49]</td>
<td>20 MHz – 3 GHz</td>
<td>Ext</td>
<td>External ADC required (I/O output)</td>
<td>USB</td>
<td>245</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyan [50]</td>
<td>100 kHz – 18 GHz</td>
<td>1 – 3 GHz</td>
<td>12 – 16</td>
<td>13 – 3 GSPS ADCs 2.5 GSPS DACs</td>
<td>4x 40Gbps QSFP, Ethernet</td>
<td>Intel Stratix 10 SoC</td>
<td>7,000</td>
<td></td>
</tr>
<tr>
<td>DRB 30 [51]</td>
<td>30 MHz – 30 MHz</td>
<td>Ext</td>
<td>External ADC required (I/O output)</td>
<td>LPT parallel port</td>
<td>390</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DX Patrol [52]</td>
<td>100 kHz-2GHz</td>
<td>8</td>
<td>2.4 MSPS</td>
<td>USB</td>
<td>115</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ELAD FDM-S1 [53]</td>
<td>20 kHz–30 kHz</td>
<td>192–3072 kHz</td>
<td>14</td>
<td>N/A</td>
<td>61.44 MSPS</td>
<td>USB</td>
<td>24 Marlin</td>
<td>420</td>
</tr>
<tr>
<td>ELAD FDM-S2 [54]</td>
<td>HF-9 kHz –52 MHz/ FM-74 MHz– 100 MHz/ VHF-135MHz–160MHz</td>
<td>192kHz–6MHz</td>
<td>16</td>
<td>N/A</td>
<td>122.88 MHz</td>
<td>USB 2.0</td>
<td>Xilinx Spartan-6</td>
<td>600</td>
</tr>
<tr>
<td>ELAD FDM-DUO [55]</td>
<td>HF:10-100 kHz – 54 MHz</td>
<td>Ext</td>
<td>128.88 MHz</td>
<td>Xilinx Spartan-6</td>
<td>USB 3.0 SuperSpeed</td>
<td>1300</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Elecrowt KX3 [56]</td>
<td>0.5 – 54 MHz (144-148 MHz optional)</td>
<td>14</td>
<td>X</td>
<td>30 kHz</td>
<td>USB or embedded system (no computer needed)</td>
<td>900</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLEX-6700 [57]</td>
<td>021–73, 135–165 MHz</td>
<td>24-2192kHz</td>
<td>16</td>
<td>16</td>
<td>245.76 MSPS</td>
<td>Gigabit Ethernet</td>
<td>Xilinx XC9V1000T</td>
<td>7000</td>
</tr>
<tr>
<td>CDRX-3200 [58]</td>
<td>0.01 – 100 MHz</td>
<td>48 – 250 kHz</td>
<td>24</td>
<td>-</td>
<td>48-250 kSPS</td>
<td>Gigabit Ethernet</td>
<td>Xilinx XC9V1000T</td>
<td>115</td>
</tr>
<tr>
<td>LBRX-24 [59]</td>
<td>950 – 2150 MHz</td>
<td>150kHz–80MHz</td>
<td>16</td>
<td>-</td>
<td>150 KSPS – 80 MSPS</td>
<td>10 Gigabit Ethernet (x4)</td>
<td>Xilinx XCV1000T</td>
<td>5000</td>
</tr>
<tr>
<td>PLEX-6000M [60]</td>
<td>0.01 – 54 MHz</td>
<td>24 – 192 kHz</td>
<td>16</td>
<td>16</td>
<td>245.76 MSPS</td>
<td>Gigabit Ethernet</td>
<td>Xilinx XC9V1000T or XC7A200T</td>
<td>5000</td>
</tr>
<tr>
<td>FLEX-1500 [61]</td>
<td>0.01 – 54 MHz</td>
<td>48 kHz</td>
<td>16</td>
<td>16</td>
<td>48 kHz</td>
<td>USB</td>
<td>-</td>
<td>650</td>
</tr>
<tr>
<td>Hermes-Lite2 [62]</td>
<td>0 to 38.4 MHz</td>
<td>1.536 MHz</td>
<td>12</td>
<td>12</td>
<td>76.8 MSPS</td>
<td>Ethernet</td>
<td>Altera Cyclone IV</td>
<td>300</td>
</tr>
<tr>
<td>Iris-030 [63]</td>
<td>50 MHz –3.8 GHz</td>
<td>122.88 MHz</td>
<td>12</td>
<td>12</td>
<td>122.88 Mbps (SISO) 61.44 Mbps (MIMO)</td>
<td>Gigabit Ethernet or 24.6 Gbps High-Speed Bus</td>
<td>Xilinx Zynq 7030</td>
<td>2,400</td>
</tr>
<tr>
<td>KUAR Radio [64, 65]</td>
<td>5 GHz</td>
<td>TX 30 MHz RX 600 MHz</td>
<td>6</td>
<td>16</td>
<td>160 Msps</td>
<td>Embedded PC built + ComExpress 1.4 GHz Pentium M</td>
<td>Xilinx Virtex II Pro P30</td>
<td>-</td>
</tr>
<tr>
<td>Khereros SDR [66]</td>
<td>24MHz – 1.7GHz</td>
<td>4” sample rate</td>
<td>8</td>
<td>-</td>
<td>2.4 Msps</td>
<td>USB</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>LimeSDR [67]</td>
<td>100 kHz – 3.8 GHz</td>
<td>61.44 MHz(120 MHz internal)</td>
<td>12</td>
<td>X</td>
<td>61.44 Mbps</td>
<td>USB 3.0, PCIe</td>
<td>Altera Cyclone IV</td>
<td>800</td>
</tr>
<tr>
<td>LimeSDR-Mini [68]</td>
<td>10 MHz – 3.5 GHz</td>
<td>30.72 MHz</td>
<td>12</td>
<td>X</td>
<td>30.72 Maps</td>
<td>USB 3.0, PCIe</td>
<td>Altera MAX 10</td>
<td>160</td>
</tr>
<tr>
<td>LD-18 [69]</td>
<td>100 kHz – 30 MHz</td>
<td>Ext</td>
<td>External ADC required (I/O output)</td>
<td>USB</td>
<td>285</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Matchit [70]</td>
<td>300 MHz – 3.8 GHz</td>
<td>x</td>
<td>40 MSPS (RX/TX)</td>
<td>USB</td>
<td>4500</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MB1 [71]</td>
<td>10 kHz – 160 MHz</td>
<td>38 – 312 kHz</td>
<td>16</td>
<td>14</td>
<td>160 MSPS (RX), 640 MSPS (TX)</td>
<td>10/100 Ethernet, WLAN (optional)</td>
<td>5,600</td>
<td></td>
</tr>
<tr>
<td>Mercury [72]</td>
<td>0.1 – 55 MHz</td>
<td>x</td>
<td>122.88 MSPS</td>
<td>USB (via DVI) or Ethernet (via Metis)</td>
<td>469</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Myriad-RF [73]</td>
<td>300 MHz – 3.8 GHz</td>
<td>x</td>
<td>Programmable (16 selections); 0.75 – 14 MHz, Bypass mode</td>
<td>standard connector FX10A- (80P)</td>
<td>None</td>
<td>300</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Noctar [74]</td>
<td>100 kHz – 4 GHz</td>
<td>200 MHz</td>
<td>x</td>
<td>x</td>
<td>PCI Express x4</td>
<td>2,500</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Odyssey TRX [75]</td>
<td>0.5 – 55 MHz</td>
<td>122.880 Msps ADC sampling, 48x-960k output sample rate</td>
<td>16</td>
<td>80 MHz (16 bit ADC)</td>
<td>USB 2.0</td>
<td>Altera Cyclone IV</td>
<td>400</td>
<td></td>
</tr>
<tr>
<td>Perseus [76]</td>
<td>10 kHz – 40 MHz</td>
<td>1.6 MHz</td>
<td>8</td>
<td>12</td>
<td>USB 2.0</td>
<td>Altera Cyclone IV</td>
<td>1200</td>
<td></td>
</tr>
<tr>
<td>PCIe SDR MIMO [77]</td>
<td>70 MHz – 6 GHz</td>
<td>x</td>
<td>61.44 Maps</td>
<td>PCIe (1x)</td>
<td>1700</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 2**

Comparison between available SDR

- FPGA: FPGA type used in the SDR.

This table provides a comprehensive list of available SDRs, along with their frequency ranges, bandwidths, ADC and DAC bit depths, and sample rates. It also includes information on the interfaces used and the FPGA types supported by each SDR. The table helps developers choose the right SDR for their project by comparing various specifications and features.
5. Development Tools

In this paragraph, we offer the common development tools, which Researchers typically use in the process of SDR design and implementation for different design approaches. We also provide an overall comparison between them to highlight the differences as shown in Table 4.

### Table 4: Development Tools and Their Comparison

<table>
<thead>
<tr>
<th>SDR-Name</th>
<th>Frequency Range (GHz)</th>
<th>Bandwidth</th>
<th>ADC (Bit)</th>
<th>DAC (Bit)</th>
<th>Sample Rate</th>
<th>Interface</th>
<th>FPGA</th>
<th>Price (US$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM-SDR [78]</td>
<td>100 kHz – 50 MHz</td>
<td>192 kHz</td>
<td>Ext</td>
<td>External ADC</td>
<td>USB</td>
<td>220</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PrecisionWave Embedded SDR [79]</td>
<td>1 MHz – 9.7 GHz (2x RX: 155 MHz)</td>
<td>310 MSPS</td>
<td>Embedded System Gigabit Ethernet/USB/JTAG/Audio</td>
<td>Xilinx Zynq Z-7030</td>
<td>4000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QSI R [80]</td>
<td>10 kHz – 62.5 MHz</td>
<td>x</td>
<td>130 MHz</td>
<td>USB</td>
<td>Altera Cyclone III</td>
<td>1010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Quadrus [81]</td>
<td>0.1 – 440 MHz</td>
<td>x</td>
<td>80 MHz ADC sampling, 48k-1.536M output sample rate</td>
<td>PCI</td>
<td>1050</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Realtek RTL2832U DVB-T tuner [82]</td>
<td>24 – 1766 MHz (R820T tuner)</td>
<td>Matches sampling rate</td>
<td>8</td>
<td>2.8 MHz</td>
<td>USB</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RDP-100 [83]</td>
<td>RX: 0 – 125 MHz; TX: 0–200 MHz</td>
<td>x</td>
<td>RX: 250 MSPS TX: 800 MSPS</td>
<td>Embedded System</td>
<td>x</td>
<td>29.5-25.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTL-SDR V3 Receiver Dongle [84]</td>
<td>0.5 – 1766 MHz</td>
<td>Matches sampling rate</td>
<td>8</td>
<td>2.4 MHz</td>
<td>2.4 MHz</td>
<td>29.5-25.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDRplay [85]</td>
<td>1 kHz – 2 GHz</td>
<td>10 MHz</td>
<td>2 Two independent tuners, each with 11 built-in pre-selection filters, 3 antenna ports</td>
<td>USB</td>
<td>None</td>
<td>200</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDR-IQ [86]</td>
<td>0.1 kHz – 30 MHz</td>
<td>x</td>
<td>66.668 MHz</td>
<td>66.668 MHz</td>
<td></td>
<td></td>
<td>525</td>
<td></td>
</tr>
<tr>
<td>SDR-IP [87]</td>
<td>0.1 kHz – 34 MHz</td>
<td>x</td>
<td>80.0 MHz</td>
<td>Ethernet</td>
<td></td>
<td>3000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDR-LAB SDRM [88]</td>
<td>0.4 – 4 GHz</td>
<td>x</td>
<td>40 MHz</td>
<td>USB SuperSpeed</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDRX01B [89]</td>
<td>50 kHz – 200 MHz</td>
<td>Ext</td>
<td>&lt; 2 MHz External ADC required (I/Q output)</td>
<td>Ethernet or USB usually, but other interfaces are available in MATLAB modular system</td>
<td>100</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDRM Minor [90]</td>
<td>0.1 – 55 MHz</td>
<td>x</td>
<td>122,880 Msps</td>
<td>ADC sampling, 48k-960k output sample rate</td>
<td>LAN 10/100</td>
<td>200</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDRstick UDP-SDR- HF2 [91]</td>
<td>0.1 – 55 MHz</td>
<td>x</td>
<td>122.88 Msps</td>
<td>1G Ethernet via BeMicroCV-A9</td>
<td>Altera</td>
<td>400</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDR MX1.5-Andrus [92]</td>
<td>5 kHz – 31 MHz (1.7 GHz downconverter opt.)</td>
<td>x</td>
<td>64 MSPS</td>
<td>USB 2.0, 10/100 Ethernet</td>
<td>480</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDR-4+ [93]</td>
<td>0.85 – 70.5 MHz</td>
<td>x</td>
<td>48 kHz (Integrated soundcard)</td>
<td>USB + 2</td>
<td>260</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDR(X) HF, VHF &amp; UHF [94]</td>
<td>0.1 – 1850 MHz (R820T tuner)</td>
<td>Optimized for HF amateur bands with 4 user selectable pre-select HF filters</td>
<td>USB</td>
<td>100</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SoftRock RX Ensemble II LF [95]</td>
<td>180 kHz – 3.0 MHz</td>
<td>Ext</td>
<td>External ADC required (I/Q output)</td>
<td>USB</td>
<td>97</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spectre [96]</td>
<td>0.4 – 4 GHz</td>
<td>200 MHz</td>
<td>310 MSPS</td>
<td>USB, Serial, JTAG, 1Gbit/s SFP+ Ethernet</td>
<td>10,000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SunSDR2 Pro [97]</td>
<td>10 kHz – 160 MHz</td>
<td>38 – 312 kHz</td>
<td>16</td>
<td>160/500(MSPS)</td>
<td>10/100 Ethernet, WLAN (embedded)</td>
<td>1,156</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ThinkRF WS4000 [98]</td>
<td>50 MHz – 8 GHz, 18 GHz or 27 GHz</td>
<td>x</td>
<td>125 MSPS</td>
<td>USB</td>
<td>3,500-14,140</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USRP B210 [99]</td>
<td>70 MHz – 6 GHz</td>
<td>56 MHz</td>
<td>x</td>
<td>56 Msps</td>
<td>USB 3.0</td>
<td>Xilinx Zynq Z7030</td>
<td>1,100</td>
<td></td>
</tr>
<tr>
<td>USRP N210 [100]</td>
<td>DC – 6 GHz</td>
<td>Up to 40 MHz</td>
<td>16</td>
<td>25 Msps for 16-bit samples; 50 Msps for 8-bit samples</td>
<td>Gigabit Ethernet</td>
<td>Xilinx Spartan 3A-DSP 3400</td>
<td>1,717</td>
<td></td>
</tr>
<tr>
<td>USRP X310 [101]</td>
<td>DC – 6 GHz</td>
<td>Up to 160 MHz</td>
<td>x</td>
<td>200 Msps</td>
<td>Gigabit Ethernet, 10 Gigabit Ethernet, PCIe</td>
<td>Spartan 6 LX75</td>
<td>1,300</td>
<td></td>
</tr>
<tr>
<td>UmtTRX [102]</td>
<td>300 MHz – 3.8 GHz</td>
<td>Up to 28 MHz</td>
<td>12</td>
<td>13 MSPS x2</td>
<td>Gigabit Ethernet</td>
<td>Spartan 6 LX75</td>
<td>1,300</td>
<td></td>
</tr>
<tr>
<td>WARPv3 [103]</td>
<td>2.4 GHz and 5.8 GHz</td>
<td>40 MHz</td>
<td>12</td>
<td>40 Msps</td>
<td>Dual Gigabit Ethernet</td>
<td>Xilinx Virtex-6 LX240T</td>
<td>7000</td>
<td></td>
</tr>
<tr>
<td>WinRadio [104]</td>
<td>9 kHz – 50 MHz</td>
<td>x</td>
<td>N/A</td>
<td>100 MSPS</td>
<td>USB</td>
<td>950</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XTRX Pro [105]</td>
<td>30 – 3700 MHz</td>
<td>120 MHz</td>
<td>12</td>
<td>12</td>
<td>500 MSPS</td>
<td>Mini PCIe</td>
<td>Xilinx Artix 7 SOFT</td>
<td>599</td>
</tr>
</tbody>
</table>

5.1. High Level Synthesis (HLS)

Table 3 presents a summary of HLS tools. The Tools in Table 3 provide a set of area and timing optimizations such as resource sharing, scheduling, and pipelining. Nevertheless, not all of them are capable of generating testbenches for the design.

### Table 3: HLS Tools

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
<th>Test bench</th>
<th>Optimizations</th>
<th>Compatibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>C/C++/SystemC</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>Xilinx FPGA</td>
</tr>
<tr>
<td>C/C++/SystemC</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>Intel FPGA</td>
</tr>
<tr>
<td>Cadence Stratus HLS</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>All</td>
</tr>
<tr>
<td>Synopsys Symphony C Compiler</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>All</td>
</tr>
<tr>
<td>Maxeler MaxCompiler</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>All</td>
</tr>
<tr>
<td>MATLAB HDL Coder HLS</td>
<td>VHDL/Verilog/SystemC</td>
<td>Yes</td>
<td>Yes</td>
<td>All</td>
</tr>
</tbody>
</table>
5.2. Tools
1. MATLAB & HDL Coder.
2. LabVIEW.
3. GNU Radio.
4. Vivado HLS & SDSoC.
5. Compute Unified Device Architecture (CUDA) [106].

6. Joint Tactical Radio System (JTRS) [107]: Was a program of the US military to produce radios that provide flexible and interoperable communications. Examples of radio terminals that require support include hand-held, vehicular, airborne and dismounted radios, as well as base-stations (fixed and maritime). Allow radio components to be distributed across heterogeneous computer hardware, including FPGAs, DSPs, and GPPs. This goal is achieved using SDR systems based on an internationally endorsed open software communications architecture (SCA). This standard uses CORBA on POSIX operating systems to coordinate various software modules. The program is providing a flexible new approach to meet diverse soldier communications needs through software programmable radio technology. All functionality and expandability is built upon the SCA.

The SCA, despite its military origin, is under evaluation by commercial radio vendors for applicability in their domains. The adoption of general-purpose SDR frameworks outside of military, intelligence, experimental and amateur uses, however, is inherently hampered by the fact that civilian users can more easily settle with a fixed architecture, optimized for a specific function, and as such more economical in mass market applications. Still, software-defined radio’s inherent flexibility can yield substantial benefits in the longer run, once the fixed costs of implementing it have gone down enough to overtake the cost of iterated redesign of purpose built systems. This then explains the increasing commercial interest in the technology.

The Open Source SCA Implementation – Embedded (OSSIE) [108] project, provides SCA-based infrastructure software and rapid development tools for SDR education and research. The Wireless Innovation Forum funded the SCA Reference Implementation project, an open source implementation of the SCA specification. (SCARI) can be downloaded for free.

According to what previously mentioned, we conclude that each SDR is unique concerning the design methodology, development tools, performance, and end application.

5.3. Case Study: (Hardware-Software Co-Design Workflow for System on Chip Platforms)
This paragraph explain an academic example. Design supports our Article idea using MATLAB & Simulink & HDL Coder to develop an SDR with a desktop computer and SoC platforms. Figure 3 shows the design flow for SoC platforms that the aforementioned tools offer and how they are connected.

The HDL Coder Hardware-Software Co-design workflow helps automate the deployment of MATLAB and Simulink design to a Zynq-7000...
platform or Intel SoC platform. We can explore the best ways to partition and deploy our design by iterating through the following workflow.

1. MATLAB and Simulink Algorithm and System Design: we begin by implementing our design in MATLAB or Simulink. When the design behavior meets requirements, decide how to partition our design: which parts we want to run in hardware, and which parts to run in embedded software. The part of the design that we want to run in hardware must use MATLAB syntax or Simulink blocks that are supported and configured for HDL code generation.

2. HDL IP Core Generation: Enclose the hardware part of our design in an atomic Subsystem block or MATLAB function, and use the HDL Workflow Advisor to define and generate an HDL IP core.

3. Embedded System Tool Integration: As part of the HDL Workflow Advisor IP core generation workflow, we insert our generated IP core into a reference design, and generate an FPGA bitstream for the SoC hardware.

The reference design is a predefined embedded system integration project. It contains all elements the Intel or Xilinx software needs to deploy our design to the SoC platform, except for the custom IP core and embedded software that we generate.

4. SW Interface Model Generation (requires a Simulink license and Embedded Coder license): In the HDL Workflow Advisor, after we generate the IP core and insert it into the reference design, we can optionally generate a software interface model. The software interface model is our original model with AXI driver blocks replacing the hardware part. If the designer or researcher have an Embedded Coder license, he/she can automatically generate the software interface model, generate embedded code from it, and build and run the executable on the Linux kernel on the ARM processor. The generated embedded software includes AXI driver code generated from the AXI driver blocks that controls the HDL IP core.

However, if do not have an Embedded Coder license or Simulink license, he/she can write the embedded software and manually build it for the ARM processor. The following diagram shows the difference between the original model and the software interface model as shown in Figure 4.

5. SoC Platform and External Mode PIL: Using the HDL Workflow Advisor, we program our FPGA bitstream to the SoC platform. We can then run the software interface model in external mode, or processor-in-the-loop (PIL) mode, to test our deployed design.

Finally, if our deployed design does not meet the design requirements, we should repeat the workflow with a modified model, or a different hardware-software partition.

6. FUTURE DIRECTIONS & CONCLUSIONS

We thing that future Directions of SDR Researches support the goals and key actions of the Europe 2020 initiative and the Digital Single Market and in particular focuses on:

• Eliminating the digital divide;
• Efficient use of spectrum;
• Promoting investments, competition and innovation; and
• Protecting general interest objectives such as cultural diversity and media pluralism.

In addition, on the EU level, radio spectrum policy has three main goals, which are:

• The harmonization of spectrum access conditions across the Union’s internal market, enabling interoperability and economies of scale for wireless equipment.
• A more efficient use of spectrum;
• Improve availability of information about the current use, plans for use and availability of spectrum.

In our Research, we presented a comprehensive overview of the various design approaches and reconfigurable platforms adopted for SDR solutions. This includes GPPs, GPUs, DSPs, FPGAs, and Co-
design. We explained the basic architectures. Then reviewed the major current and early SDR platforms, whether they were developed by the industry or in academia; Due to the different features of design approaches and development tools, we found that it was important to compare them against each other based on a set of metrics as a guide to developers. Finally, we offered some of the SDR research challenges and topics that are predicted to improve in the near future, helping to advance SDRs and their wide adoption.

Finally, we think that SDR solutions are going to be mainstream and that their ability to implement different wireless communication standards with high levels of flexibility and reprogrammability will be considered the norm. In a few last words this Research concluded to: that the driving factors for the high demand of SDR include network interoperability, readiness to adapt to future updates and new protocols, and more importantly, lower hardware and development costs.

REFERENCES

20. C. Bowick, J. Blyler, and C. J. Ajluni. RF circuit
40. Archived copy. Archived from the original on 2013.
45. Archived copy. Archived from the original on 2014.
63. Products-Skylark Wireless. 2019
66. KerberosSDR - 4 Channel Coherent RTL-SDR.
69. LD-1B Software-Defined Radio.
74. Archived copy.
77. Archived copy (PDF).
78. Iw3aut-HAM RADIO PROJECTS. Www.Iw3aut.altervista.org.
83. Archived copy.
92. UVB-76 Live Stream Blog. Uvb-76.net.
94. Welcome to 6V6 Electronics - 6V6 Electronics Company.
105. XTRX - A Fairwaves tiny SDR. XTRX - A Fairwaves tiny SDR.